Harjani, Ramesh
|
List Price:
$128.00 or 153,600₩
Additional fee: $32.00 [explain this] Our Price: $160.00 or 192,000₩
Total delivery time:
4-8 weeks
(explain this)
|
Format:
Hardcover, 222pp.
Date of publication:
Jan 17 2006
Publisher:
World Scientific Publishing Company
ISBN-13:
9789812565907
Dimensions:
23.72
cm. (length) X
15.34
cm. (width) X
2.06
cm. (thickness)
Weight:
645
grams
This book includes illustrations
About the Book
MOS technology has rapidly become the de facto standard for mixed-signal integrated circuit design due to the high levels of integration possible as device geometries shrink to nanometer scales. The reduction in feature size means that the number of transistor and clock speeds have increased significantly. In fact, current day microprocessors contain hundreds of millions of transistors operating at multiple gigahertz. Furthermore, this reduction in feature size also has a significant impact on mixed-signal circuits. Due to the higher levels of integration, the majority of ASICs possesses some analog components. It has now become nearly mandatory to integrate both analog and digital circuits on the same substrate due to cost and power constraints. This book presents some of the newer problems and opportunities offered by the small device geometries and the high levels of integration that is now possible. The aim of this book is to summarize some of the most critical aspects of high-spe
[Edit review]
[Delete review]
Customer comments
Be the first to add a comment about this book
Reviews from Goodreads.com
Browse related subjects:
Technology > Telecommunications Technology > Engineering > Electrical & Electronic
